ULTIMATE performances of the SPI display driver for : 119ms for a full screen refresh. This is not far from the maximum theoretical value of (240 lines * 240 rows * 16 bits) 115.2ms !


@deshipu @PINE64 I think the controller has some vsync capabilities, but I don't how they are exposed to the MCU. I'll have to have a look to the data sheet 😉

@JF @PINE64 Sadly most of those SPI TFTs don't have it broken out, only the parallel ones do. Would be great if this was an exception.

Sign in to participate in the conversation

The social network of the future: No ads, no corporate surveillance, ethical design, and decentralization! Own your data with Mastodon!